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Abstract—A very low minimum noise figure ( min) of 1.2 dB
and a high associated gain of 12.8 dB at 10 GHz were measured
for six-finger, 0.18- m radio frequency (RF) metal-oxide semicon-
ductor field-effect transistors mounted on insulating plastic fol-
lowing substrate-thinning ( 30 m) and wafer transfer. Before
this process, the devices had a slightly better RF performance of
1.1-dB min and a 13.7-dB associated gain. The small RF perfor-
mance degradation of the active transistors transferred to plastic
shows the potential of integrating electronics onto plastic.
Index Terms—Associated gain, metal-oxide semiconductor field-
effect transistor (MOSFET), minimum noise figure, plastic, radio
frequency (RF).
I. INTRODUCTION
ADIFFICULT challenge for Si-based radio frequency (RF)integrated circuits (ICs) is the poor -factor of the pas-
sive devices [1]–[10] arising from the low resistivity (10 cm)
very large scale integration (VLSI)-standard Si substrates. This
also degrades the RF gain and noise performance of the whole
integrated circuit (IC). The performance of the RF passive de-
vices can be improved by integration on high-resistivity Si sub-
strates [1], using a micro-electromechanical system (MEMS)
approach [2]–[4] or the ion-implant-translated semi-insulating
Si technology [5]–[10]. However, the improved RF performance
is traded off by the increased cost of added mask and process
steps or package costs. Because plastic substrates are highly in-
sulating, high-performance RF passive devices can be fabricated
on them. For integration, the challenge is to avoid reducing the
performance of the active devices on the plastic. This is vital
for circuits integrated onto plastic [11], [12]. In this letter, we
describe the performance of 0.18- m RF metal-oxide semicon-
ductor field-effect transistors (MOSFETs) mounted on plastic.
After thinning down the Si substrate to 30 m and bonding onto
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Fig. 1. Fabricated die on a transparent plastic substrate, with the surface of a
wooden table as background.
a plastic substrate the devices showed a low minimum noise
figure ( ) of 1.2 dB and a high associated gain of 12.8 dB
at 10 GHz.
This excellent RF performance is comparable with that of
the original devices on the VLSI-standard Si substrates, which
showed only 0.1-dB lower and a 0.9-dB higher asso-
ciated gain. Such low noise and high gain RF MOSFETs at
10 GHz are important for future RF ICs on plastic, where it is
economically advantageous to integrate large antennae pick-up
coils on the cheap plastic substrates.
II. EXPERIMENTAL PROCEDURE
In this study, we used 180- m-thick polyethylene substrates,
which had a resistivity of 10 –10 cm. We designed the
0.18- m MOSFETs with multiple fingers (six, 16, and 32 gate
fingers) and a novel microstip line layout [13], which were
then fabricated on 8-in wafers at an IC foundry [13]–[16].
The reduction of the gate resistance with increasing number
of parallel fingers comes at the cost of increased dc power
consumption. To achieve integration onto plastic, we first used
inductively coupled plasma (ICP) dry etching followed by wet
chemical etching to thin down the substrate of the die from
300 m to 30 m, although the full wafer thinning is also
possible. For the dc, RF and noise testing the thinned-down
devices were mounted onto the plastic using glue. A fabricated
die with different nMOSFETs is shown in Fig. 1. It is trans-
parent, showing the surface of a wooden table as background.
The transparency is useful for integration with displays. The RF
performances were measured using standard coplanar Cascade
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Fig. 2. Measured dc characteristics I –V and g –V curves for six and 32
gate-finger 0.18-m RF MOSFETs on a VLSI-standard Si substrate and on
plastic.
probes, an HP8510C network analyzer, and an ATN-NP5B
noise parameter measurement system [13]–[16].
III. RESULTS AND DISCUSSION
The dc characteristics of six- and 32-gate-finger 0.18- m RF
MOSFETs on a VLSI-standard Si substrate, and on plastic (fol-
lowing Si substrate thinning) are shown in Fig. 2. The – and
– characteristics for both small and large gate-finger tran-
sistors on plastic are comparable with those on VLSI-standard
substrates, suggesting that the Si substrate thinning and bonding
on plastic did not cause any significant damage to the 0.18- m
RF MOSFETs.
Fig. 3(a) and (b) compare the measured -parameters of six-
and 32-gate-finger 0.18- m RF MOSFETs on the VLSI-stan-
dard substrate and on plastic. In contrast with the negligible
changes in the dc characteristics, we found small degradations
of , the reverse coupling and the input and output
. These degradations increase with increasing number of
gate fingers. Note that the degradation is not due to the thermal
resistance, which is confirmed by the comparable dc – and
– characteristics shown in Fig. 2. The 32-gate-finger de-
vice consumes only 22-mA current during -parameter mea-
surements, and therefore the thermal resistance effect is less sig-
nificant at such a small dc power level. The degradation may be
due to the larger area and greater damage during the ICP plasma
thinning process. Similar degradation by plasma charging effect
was also observed previously [18]. The data suggest that the RF
characteristics are more sensitive than the dc characteristics to
the substrate properties and their control is vital to achieve fully
integrated RF ICs on plastic. Thinning Si substrates to 20 m
causes severe degradation of the device characteristics. How-
ever, the advantage of ICP etching is the good thickness control
and reproducibility. Thus, low damage etching is the key factor
for the transfer technologies.
It is important to note that although transferring a thin semi-
conductor layer onto another substrate has been done by Si-on-
insulator (SOI), Ge-on-insulator (GOI) [19], III–V compound
epitaxial liftoff (ELO) [20], [21] methods etc., this work is the
Fig. 3. S-parameters of six-finger and 32-finger 0.18-m RF MOSFETs on a
VLSI-standard Si substrate and on plastic. The devices were dc biased at V =
1.2 V and V = 1.8 V.
first report of transferring very thin (30 m) Si RF devices onto
plastic. The merits of RF Si-on-plastic are the excellent mechan-
ical strength, good flexibility, acceptable RF performance (
47 GHz and 1.1 dB at 10 GHz), and low cost that are
not achievable by other technologies.
Fig. 4(a) and (b) show the measured , Rn and asso-
ciated gain for six- and 32-gate-finger 0.18- m MOSFETs,
respectively, on VLSI-standard Si substrates and on plastic with
30- m Si. At 10 GHz, the six- and 32-finger RF MOSFETs
on plastic show an of 1.2 and 1.3 dB, respectively,
which is slightly higher than the 1.1 dB and 1.12 dB of those
on standard substrates. The associated gain of 12.9 dB and
11.3 dB at 10 GHz for the six- and 32-finger RF MOSFETs
on plastic, respectively, are also slightly degraded from the
standard devices, which have gains of 13.8 dB and 12.8 dB.
The noise resistance is also slightly degraded and is consistent
with and associated gain. Although is degraded
by 0.1–0.2 dB and the associated gain by 1–2 dB, the results
are comparable with the best published values [13]–[17].
Thus the 0.18- m transistors on plastic should be suitable for
ultra-wide-band (3.1–10.6 GHz) applications.
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Fig. 4. Measured NF and associated gain of six-finger and 32-finger
0.18-m RF MOSFETs on a VLSI-standard Si substrate and on plastic.
IV. CONCLUSION
We have successfully transferred 0.18- m MOSFETs
(30- m Si-body) onto plastic substrates. These devices showed
excellent low noise performance (1.2 dB at 10 GHz), high
associated gain (12.8 dB) and a small dc power consumption of
9 mA at 1.8 V. Such high performance RF transistors are vital to
achieve ICs on plastic for wireless communication applications.
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